Modeling Printed Circuit Board Parasitic Capacitances - RF Cafe Forums

RF Cafe Forums closed its virtual doors in late 2012 mainly due to other social media platforms dominating public commenting venues. RF Cafe Forums began sometime around August of 2003 and was quite well-attended for many years. By 2012, Facebook and Twitter were overwhelmingly dominating online personal interaction, and RF Cafe Forums activity dropped off precipitously. Regardless, there are still lots of great posts in the archive that ware worth looking at. Below are the old forum threads, including responses to the original posts. Here is the full original RF Cafe Forums on Archive.org

-- Amateur Radio

-- Anecdotes, Gripes, & Humor

-- Antennas

-- CAE, CAD, & Software

-- Circuits & Components

-- Employment & Interviews

-- Miscellany

-- Swap Shop

-- Systems

-- Test & Measurement

-- Webmaster

Michael

Post subject: Modeling Printed Circuit Board Parasitic Capacitances Posted: Tue Oct 25, 2005 11:51 am

Good day. When I have simulated circuits I always had to add the parasitic capacitances (from the printed circuit board) manually to my simulation. This got to be a very time consuming process particularily if the circuit was large. I am looking for some information (book, magazine, website, personal experience, etc.) about how to determine the parasitic capacitance.

When I have done a literature search, most of the articles that I find discuss building test boards and measuring the components, then extracting the parasitics. I do not want to use this method because it is time consuming. Also the models are only valid for one type of circuit board (i.e. one substrate thickness and one dielectric constant, etc.)

Thank you for your time and help.

Michael

Posted  11/12/2012