PLL Phase margin - RF Cafe Forums

RF Cafe Forums closed its virtual doors in late 2012 mainly due to other social media platforms dominating public commenting venues. RF Cafe Forums began sometime around August of 2003 and was quite well-attended for many years. By 2012, Facebook and Twitter were overwhelmingly dominating online personal interaction, and RF Cafe Forums activity dropped off precipitously. Regardless, there are still lots of great posts in the archive that ware worth looking at. Below are the old forum threads, including responses to the original posts. Here is the full original RF Cafe Forums on Archive.org

-- Amateur Radio

-- Anecdotes, Gripes, & Humor

-- Antennas

-- CAE, CAD, & Software

-- Circuits & Components

-- Employment & Interviews

-- Miscellany

-- Swap Shop

-- Systems

-- Test & Measurement

-- Webmaster

Noise

Post subject: PLL Phase margin Posted: Sun Oct 14, 2007 6:42 am

Captain

Joined: Tue May 02, 2006 4:59 am

Posts: 15

Hi all,

I am looking for good explanation about phase margin and its relation

to PLL stability.

Why 45 degree is optimum ?

Thanks in advance,

Noise

Top

IR

Post subject: Posted: Tue Oct 16, 2007 12:14 am

Site Admin

Joined: Mon Jun 27, 2005 2:02 pm

Posts: 373

Location: Germany

Phase margin of 45 deg. is a good compromise between the lock time of the loop and an adequate loop stability.

Phase margin is defined as 180deg minus the phase of the open loop, at the frequency of the loop bandwidth.

For detailed explanation about phase margin and other PLL related topics, you can read in the following line:

https://www.national.com/appinfo/wireles ... nbook.html

Posted  11/12/2012