substrate via in SiGe BiCMOS/CMOS - RF Cafe Forums

RF Cafe Forums closed its virtual doors in late 2012 mainly due to other social media platforms dominating public commenting venues. RF Cafe Forums began sometime around August of 2003 and was quite well-attended for many years. By 2012, Facebook and Twitter were overwhelmingly dominating online personal interaction, and RF Cafe Forums activity dropped off precipitously. Regardless, there are still lots of great posts in the archive that ware worth looking at. Below are the old forum threads, including responses to the original posts. Here is the full original RF Cafe Forums on Archive.org

-- Amateur Radio

-- Anecdotes, Gripes, & Humor

-- Antennas

-- CAE, CAD, & Software

-- Circuits & Components

-- Employment & Interviews

-- Miscellany

-- Swap Shop

-- Systems

-- Test & Measurement

-- Webmaster

dipak

Post subject: substrate via in SiGe BiCMOS/CMOS Posted: Mon Dec 18, 2006 8:08 am

Captain

Joined: Tue Nov 14, 2006 7:21 pm

Posts: 9

Location: Nagpur(M.S)

Are there any substrate vias in SiGe BiCMOS/CMOS process for grounding?

If not how should we provide groundung to the layout?

Top

jom

Post subject: Posted: Fri Jan 26, 2007 2:43 am

Captain

Joined: Fri Jan 26, 2007 2:40 am

Posts: 14

Are there any substrate vias in SiGe BiCMOS/CMOS process for grounding?

I would hope so.

If not how should we provide groundung to the layout?

You can use substrate ties to provide ground to the (usually) p- substrate and/or use I/O pins to ground the chip. Using plenty of substrate ties can also help prevent latch-up in certain cases if high currents are involved.

jom

Posted  11/12/2012