RF SOC Design Engineer - RF Cafe Forums

RF Cafe Forums closed its virtual doors in late 2012 mainly due to other social media platforms dominating public commenting venues. RF Cafe Forums began sometime around August of 2003 and was quite well-attended for many years. By 2012, Facebook and Twitter were overwhelmingly dominating online personal interaction, and RF Cafe Forums activity dropped off precipitously. Regardless, there are still lots of great posts in the archive that ware worth looking at. Below are the old forum threads, including responses to the original posts. Here is the full original RF Cafe Forums on Archive.org

-- Amateur Radio

-- Anecdotes, Gripes, & Humor

-- Antennas

-- CAE, CAD, & Software

-- Circuits & Components

-- Employment & Interviews

-- Miscellany

-- Swap Shop

-- Systems

-- Test & Measurement

-- Webmaster

kristenday
 Post subject: RF SOC Design Engineer
Posted: Thu Mar 10, 2011 3:48 pm 
 
Lieutenant

Joined: Tue Mar 08, 2011 6:07 pm

Posts: 3

Freescale Semiconductor

Austin, TX

Please apply online: freescale.com/careers

and apply for position #11775753

or email resume to: kristen.day@freescale.com

The RF SOC Design Engineer will be responsible for the design, simulation, verification, and integration of RF/Analog IP for SOC's in the 802.15.4 wireless connectivity market. You will have the opportunity to work on the designs from conception through high volume production.

As part of the Freescale RF SOC design team, you will have the opportunity to be responsible for the design and support of transceivers in a number of different CMOS IC process technologies.

Qualifications:


· Thorough understanding of CMOS IC design.
· Skill with tools and techniques for design and simulation of RF, analog, and mixed signal circuits.
· Familiarity with transmitter and receiver architectures used in wireless communication systems.
· Experience with circuit design in wireless connectivity standards such as zigbee, WLAN, Bluetooth, cellular, etc is preferred.
· Knowledge and understanding of low power, low noise design techniques.
· Knowledge in layout and floor-planning tools used in chip assembly.
· Knowledge and understanding of issues and mitigations related to block isolation, cross talk, spur coupling between sub-systems in an SOC.

· Familiarity with HW, SW, and techniques used in test and characterization of RF, analog, and mixed signal circuits.
· Strong written and verbal communication skills.

Education & Experience or Other Requirements:

BSEE required, MSEE and/or PhD preferred

5+ years work experience in RFIC or mixed signal design

Posted  11/12/2012