Module 13 - Introduction to Number Systems and Logic
Pages i - ix,
1-1 to 1-10,
1-11 to 1-20,
1-21 to 1-33,
1-31 to 1-40,
1-41 to 1-50,
1-51 to 1-60,
1-61 to 69,
2-1 to 2-10, 2-11 to 2-20,
2-21 to 2-30,
2-31 to 2-36,
3-1 to 3-10,
3-11 to 2-20,
3-21 to 3-30,
3-31 to 3-40,
3-41 to 3-46, Index
Figure 3-36. - Integrated logic circuits: A. Shift register; B. Logic package.
Q61. What are RTL, DTL, and TTL examples of?
Q62. What type of logic family uses diodes in the input?
Q63. What is the most common type of integrated circuit packaging found in military equipment?
Q64. Circuits that can be interconnected without additional circuitry are known as.................. circuits.
Now that you have completed this chapter, you should have a basic understanding of the more common special logic circuits. The following is a summary of the emphasized terms and points found in the "Special Logic Circuits" chapter.
SPECIAL LOGIC CIRCUITS perform arithmetic and logic operations; input, output, store and transfer information; and provide proper timing for these operations.
EXCLUSIVE OR (X-OR) circuits produce a 1 output when ONLY one input is HIGH. Can be used as a quarter adder.
EXCLUSIVE NOR (X-NOR) circuits produce a 1 output when all inputs are 0 and when more than 1 input is 1.
QUARTER ADDER circuits produce the sum of two numbers but do not generate a carry.
HALF ADDER circuits produce the sum of two numbers and generate a carry.
FULL ADDER circuits add a carry to obtain the correct sum.
PARALLEL ADDER circuits use full adders connected in parallel to accommodate the addition of multiple-digit numbers.
STANDARD SYMBOLS depict logic circuitry with blocks, showing only inputs and outputs. One block may contain many types of gates and circuits.
SUBTRACTION in binary is accomplished by complementing and adding.
FLIP-FLOP are bistable multivibrators used for storage, timing, arithmetic operations, and transfer of information.
R-S FFs have the Q output of the FF HIGH in the set mode and LOW in the reset mode.
T (TOGGLE) FFS change state with each pulse applied to the input. Each T FF will divide the input by 2.
D FF is used to store data at a predetermined time.
J-K FF is the most versatile FF. J-Ks can perform the same functions as all the other FFs.
CLOCKS are circuits that generate the timing and control signals for other operations.
COUNTERS are used to count operations, quantities, or periods of time. They can be used to divide frequencies, to address information in storage, or as temporary storage.
MODULUS of a counter is the total number of counts or stable states a counter may indicate.
UP COUNTERS count from 0 to a predetermined number.
DOWN COUNTERS count from a predetermined number to 0.
RING COUNTERS are loop counters that may be used for timing operations.
REGISTERS are used as temporary storage devices as well as for transfer of information.
PARALLEL REGISTERS receive or transfer all bits of data simultaneously.
SHIFT REGISTERS are used to perform serial-to-parallel and parallel-to-serial conversion and for scaling binary numbers.
SERIAL TRANSFER causes all bits of data to be transferred on a single line.
PARALLEL TRANSFER has each data bit on its own line.
SCALING of binary numbers means to increase or decrease the magnitude of a number by a power of 2.
LOGIC FAMILIES are composed of logic circuits based on particular types of elements.
ANSWERS TO QUESTIONS Q1. THROUGH Q64.
A2. Low (0).
A3. One or the other of the inputs must be HIGH, but not both at the same time.
A4. Exclusive NOR (X-NOR).
A6. The half adder generates a carry.
A7. Quarter adder.
A8. Sum equals 0 with a carry of 1.
A9. Full adder.
A11. S1 = 1, S2 = 0 and C2 = 1.
A12. C1 = 0.
A13. X-OR gates.
A15. MSD of the sum.
A16. Add 1 portion.
A18. Storing information.
A20. 1 and 0, or opposite states.
A21. By cross-coupling NAND or OR gates.
A23. To divide the input by 2.
A24. Clock and data.
A25. Up to one clock pulse.
A26. A positive-going clock pulse.
A27. J-K flip-flop.
A28. Set, or HIGH (1).
A29. When the clock pulse goes LOW.
A30. Both J and K must be HIGH.
A31. Clear (CLR) and preset (PS or PR).
A32. The flip-flop is jammed.
A33. A timing signal.
A34. An astable or free-running multivibrator.
A36. A multiphase clock.
A41. The AND gate.
A42. 11112, or 1510.
A44. FFs 2 and 4.
A47. The input, or clock pulse.
A50. Q output of FF 1 going LOW.
A53. By clearing the register.
A54. Shift register.
A56. Requires more circuitry.
A59. 22, or four times.
A60. Three to the left.
A61. Logic families.
A62. DTL (diode transistor logic).
A63. DIPs (dual inline packages).
NEETS Table of Contents
- Introduction to Matter, Energy,
and Direct Current
- Introduction to Alternating Current and Transformers
- Introduction to Circuit Protection,
Control, and Measurement
- Introduction to Electrical Conductors, Wiring
Techniques, and Schematic Reading
- Introduction to Generators and Motors
- Introduction to Electronic Emission, Tubes,
and Power Supplies
- Introduction to Solid-State Devices and
- Introduction to Amplifiers
- Introduction to Wave-Generation and Wave-Shaping
- Introduction to Wave Propagation, Transmission
Lines, and Antennas
- Microwave Principles
- Modulation Principles
- Introduction to Number Systems and Logic Circuits
- Introduction to Microelectronics
- Principles of Synchros, Servos, and Gyros
- Introduction to Test Equipment
- Radio-Frequency Communications Principles
- Radar Principles
- The Technician's Handbook, Master Glossary
- Test Methods and Practices
- Introduction to Digital Computers
- Magnetic Recording
- Introduction to Fiber Optics