Windfreak Technologies
Berkeley Nucleonics Academy RF Boot Camp - RF Cafe

About RF Cafe

Kirt Blattenberger - RF Cafe Webmaster

Copyright: 1996 - 2024
    Kirt Blattenberger,


RF Cafe began life in 1996 as "RF Tools" in an AOL screen name web space totaling 2 MB. Its primary purpose was to provide me with ready access to commonly needed formulas and reference material while performing my work as an RF system and circuit design engineer. The World Wide Web (Internet) was largely an unknown entity at the time and bandwidth was a scarce commodity. Dial-up modems blazed along at 14.4 kbps while tying up your telephone line, and a nice lady's voice announced "You've Got Mail" when a new message arrived...

All trademarks, copyrights, patents, and other rights of ownership to images and text used on the RF Cafe website are hereby acknowledged.

My Hobby Website:

Electronics World articles Popular Electronics articles QST articles Radio & TV News articles Radio-Craft articles Radio-Electronics articles Short Wave Craft articles Wireless World articles Google Search of RF Cafe website Sitemap Electronics Equations Mathematics Equations Equations physics Manufacturers & distributors Engineer Jobs LinkedIn Crosswords Engineering Humor Kirt's Cogitations RF Engineering Quizzes Notable Quotes App Notes Calculators Education Engineering magazine articles Engineering software Engineering smorgasbord RF Cafe Archives RF Cascade Workbook 2018 RF Symbols for Visio - Word Advertising RF Cafe Homepage Thank you for visiting RF Cafe!
Anatech Electronics

Spurs problem in Synt. caused by Vcc pll voltage - RF Cafe Forums

RF Cafe Forums closed its virtual doors in 2012 mainly due to other social media platforms dominating public commenting venues. RF Cafe Forums began sometime around August of 2003 and was quite well-attended for many years. By 2010, Facebook and Twitter were overwhelmingly dominating online personal interaction, and RF Cafe Forums activity dropped off precipitously. If the folks at phpBB would release a version with integrated sign-in from the major social media platforms, I would resurrect the RF Cafe Forums, but until then it is probably not worth the effort. Regardless, there are still lots of great posts in the archive that ware worth looking at.

Below are the old forum threads, including responses to the original posts.

-- Amateur Radio
-- Anecdotes, Gripes & Humor
-- Antennas
-- CAE, CAD, & Software
-- Circuits & Components
-- Employment & Interviews
-- Miscellany
-- Swap Shop
-- Systems
-- Test & Measurement
-- Webmaster

Post subject: Spurs problem in Synt. caused by Vcc pll voltage
Unread postPosted: Wed Jul 06, 2005 8:57 am


I've encountered a spur problem in my design and I'm trying to figure it out but without any luck, and I hoped someone here will be able to assist me.
My design problem is as follows:
I've designed a synthesizer from 720-790MHz and I'm using ADF4118
to lock the desired frequency. The thing is that when I change the Vcc PLL voltage by 0.1v from 5 to 4.9 or 5.1 there is a significant degradation in the comparison spur performance from -92 dBc to -72 dBc.
The loop parameters are: Phase Margin: 39 deg.
Loop Bandwidth: 3.79 KHz.
Last pole location: 66.1 KHz.
Step size: 100 KHz.
Ref. freq.: 10MHz.
I'm using three stages, passive loop filter.


Post subject:
Unread postPosted: Thu Jul 07, 2005 3:55 pm
Site Admin
User avatar

Joined: Mon Jun 27, 2005 2:02 pm
Posts: 373
Location: Germany
Hi Ehakun,

First you can design your loop filter by Analog Devices ADISIM PLL (If I remember correctly its name). It is a similar tool as National's WEBENCH

I believe that the cause of the problem you described is in the connection of the supply voltage. From your description it sounds that you use a single voltage source for both of these supplies. You should use 2 different supplies one for the AVdd and the other for DVDD. The 2 different supplies AVdd and DVdd are for the Analog and Digital sections within the IC respectively and they should come from different regulators. It seems that there is an interaction between Aanlog and Digital sections in the IC that happens due to common supply voltage!

To provide good filtering (Which is very important in PLL Synthesizers), you should connect several values of bypass capacitors (and also a Ferrite Bead if possible) to provide a good noise filtering.

Also check that your reference source (probably a TXCO) is filtered adequately. :!:

Good luck! should you need more help, let me know :)


Best regards,

- IR

Posted  11/12/2012
RF Cascade Workbook 2018 - RF Cafe
Werbel Microwave - RF Cafe

Please Support RF Cafe by purchasing my  ridiculously low−priced products, all of which I created.

These Are Available for Free