Search RFC: |                                     
Please support my efforts by ADVERTISING!
About | Sitemap | Homepage Archive
Serving a Pleasant Blend of Yesterday, Today, and Tomorrow™
Vintage Magazines
Electronics World
Popular Electronics
Radio & TV News
QST | Pop Science
Popular Mechanics
Radio-Craft
Radio-Electronics
Short Wave Craft
Electronics | OFA
Saturday Eve Post
Please Support My Advertisers!
RF Cafe Sponsors
Aegis Power | Centric RF | RFCT
Alliance Test | Empower RF
Isotec | Reactel | SF Circuits

Formulas & Data

Electronics | RF
Mathematics
Mechanics | Physics


Calvin & Phineas

kmblatt83@aol.com

Resources

Articles, Forums, Radar
Magazines, Museum
Radio Service Data
Software, Videos


Artificial Intelligence

Entertainment

Crosswords, Humor Cogitations, Podcast
Quotes, Quizzes

Parts & Services

1000s of Listings

        Software:

Please Donate
RF Cascade Workbook | RF Symbols for Office
RF Symbols for Visio | RF Stencils for Visio
Espresso Engineering Workbook
RF Electronic Stencils Symbols Visio Shapes Office

substrate terminal - RF Cafe Forums

The original RF Cafe Forums were shut down in late 2012 due to maintenance issues - primarily having to spend time purging garbage posts from the board. At some point I might start the RF Cafe Forums again if the phpBB software gets better at filtering spam.

Below are the old forum threads, including responses to the original posts.

-- Amateur Radio
-- Anecdotes, Gripes & Humor
-- Antennas
-- CAE, CAD, & Software
-- Circuits & Components
-- Employment & Interviews
-- Miscellany
-- Swap Shop
-- Systems
-- Test & Measurement
-- Webmaster

dipak
Post subject: substrate terminal Posted: Mon Dec 18, 2006 8:10 am

Captain

Joined: Tue Nov 14, 2006 7:21 pm
Posts: 9
Location: Nagpur(M.S)
what should be the effects if we dont connect substrate terminal to the ground in CMOS process?


Top

fred47
Post subject: SubstratePosted: Mon Dec 18, 2006 12:33 pm

General


Joined: Wed Feb 22, 2006 3:51 pm
Posts: 104
Hi Dipak!

Not connecting the substrate to ground in a CMOS process would have differing results, depending on what it is connected to:

1. Nothing. A floating substrate will cause roughly one-half of the mosfets to operate improperly. Which half would depend on whether your process was N-well or P-well. (As an aside: when I covered for a professor during a sabbatical, I was able to watch the students try to find out why their labs weren't working - a lot of very strange effects showed up due to an open substrate connection.

2. Negative voltage (for a normally-powered chip): Unless Vdd(max) is exceeded, you'll only encounter problems if the substrate is inadequately bypassed.

3. Positive voltage: depending on the voltage, as you increase from 0 volts, you'll increasingly move away from proper operation until your design doesn't work.

Good Luck!
Fred







Posted  11/12/2012
RF Electronic Stencils Symbols Visio Shapes Office