

DESIGN *FAQs*

What equations can be used to analyze the effects of jitter/phase noise on converters?

To calculate the effect of phase noise on SNR, consider that a clock time delay is equivalent to a phase delay at a given frequency. In terms of noise power, this implies that phase noise in rms radians, σ_θ^2 , equals ω_{clk}^2 times σ_t^2 , where σ_t is the phase jitter in rms seconds, and ω_{clk} is the clock frequency in radians/s. Thus, for any value of jitter error, a higher-frequency signal will have a greater phase error.

Phase noise defines the clock SNR by:

Frequently Asked Questions:


CLOCK REQUIREMENTS FOR DATA CONVERTERS

Don Tuite, Analog/Power Editor


What's the relationship between jitter, phase noise, and signal-to-noise ratio (SNR) in data converters?

Clock jitter is a problem in data conversion because it introduces uncertainty (noise) into the conversion process. Jitter in the time domain is equivalent to phase noise in the frequency domain. Phase noise spreads some of the clock's power away from its fundamental frequency.

This is significant because sampling can be equivalent to mixing or multiplication in the time domain, which is equivalent to convolution in the frequency domain. Thus, the spectrum of the sample clock is convolved with the spectrum of the input signal. Also, because jitter is wideband noise on the clock, it shows up as wideband noise in the sampled spectrum. The spectrum is periodic and repeated around the sample rate. Thus, this wideband noise degrades the noise floor performance of the analog-to-digital converter (ADC).



1. The encode signal is convolved with the analog input, so the clock spectrum (left) is expressed on the analog signal itself. Because the ADC is a sampled system, the wideband noise of the sample clock is also aliased back within the band of interest (right). This causes all of the wideband noise that enters the encode port to be aliased within the Nyquist band.



2. This chart plots theoretical SNR and effective number of bits due to jitter versus input frequency for a number of jitter characteristics.

$$\text{SNR}_{\text{clk}}(\text{dB}) = -10 \log \sigma_\theta^2$$

Assume a simple case in which the bandwidth of the clock jitter falls into a single Nyquist zone, and exclude quantization noise and thermal noise. In single-carrier systems, then, the SNR of a signal, f_0 , sampled with a jittery clock is:

$$\text{SNR}_{\text{sig}}(\text{dB}) = 1/(4\pi^2\sigma_t^2f_0)$$

In multicarrier narrowband systems, the SNR in decibels referenced to one of the carriers (dBc) would have the same form, but the sum of all the frequency terms would replace the f_0 term in the denominator. This is significant because it raises the quantization

PRODUCT Q&As

NEW CLOCK ICs PROVIDE CLEAN CLOCK GENERATION AND DISTRIBUTION WITH SUB-PICOSECOND JITTER PERFORMANCE

ADI's new clock ICs deliver low jitter, low phase noise, and low spurs, making them ideal for clocking high-performance data converters.



These products improve system performance through the integration of several key functions that eliminate the need for multiple discrete components, reduce board space, and ultimately reduce bill of materials (BOM) costs typically by 70%.

Clock distribution and clock generation products are available for wireless infrastructure, instrumentation, broadband, automatic test equipment, and other applications demanding sub-picosecond performance.

Clock Distribution

ADI's clock distribution IC series includes the AD9510, AD9511, and AD9512. Critical timing functions are integrated onto a single chip, including a PLL frequency synthesizer core (AD9510, AD9511), programmable dividers (1-32), phase offset, and delay adjust. The AD9510 offers the most flexibility, mixing LVPECL (225-fs rms additive jitter), LVDS, and CMOS logic (275-fs rms additive jitter) for a total of eight independent clock outputs.

Clock Generation

The AD9540 features high-performance PLL circuitry, including a flexible 200-MHz phase frequency detector and a digitally programmable charge pump current. It also provides a low-jitter (less than 700-fs rms total), CML mode (PECL-compliant) output driver with programmable slew rates. External VCO rates up to 2.7 GHz are supported. Extremely fine frequency tuning resolution (48-bit tuning word) and 14-bit phase adjustment enable ultra-precise control of the output's phase and frequency.

Part number	Description	Wideband random jitter (rms fs)	Number of outputs and logic family	Package
Clock distribution: 800-MHz outputs, programmable dividers (1-32), phase offset, adjustable delay blocks				
AD9510	1.5-GHz PLL core, 8-channel clock distribution	225 additive	4 LVPECL 4 LVDS/CMOS	64-lead LFCSP
AD9511	1.5-GHz PLL core, 5-channel clock distribution	225 additive	3 LVPECL 2 LVDS/CMOS	48-lead LFCSP
AD9512	5-channel clock distribution	225 additive	3 LVPECL 2 LVDS/CMOS	48-lead LFCSP
Clock generation: programmable clock rates and edge delay				
AD9540	655-MHz low-jitter clock generator	600 total	1 CML, PECL-compliant	48-lead LFCSP

and thermal noise floor. So in these applications, jitter may not contribute greatly to the overall SNR, and quantization and thermal noise may dominate.

But in wideband systems, assuming the data has zero mean and a flat spectrum uniformly distributed between two frequencies, f_L and f_H , it can be shown that:

$$\text{SNR}_{\text{sig}} = (1/\sigma_t^2) \times 3/(f_H^2 + f_H f_L + f_L^2)$$

What about converters operating above baseband?

Undersampled systems, such as those in which the signal frequency occupies one of the higher Nyquist bands, require clocks with much better phase jitter than baseband systems. This is because if the jitter is large enough, the noise caused by jitter can alias back in-band (Fig. 1). In these applications, SNR limitations due to jitter can be determined by:

$$\text{SNR}(\text{dB}) = -20 \log(2\pi f_{\text{analog}} t_{\text{rmsjitter}})$$

Where f_{analog} is the input frequency and t is the jitter. Given a frequency of operation and an SNR requirement, the clock jitter requirement can be determined using:

$$t_{\text{jitter}} = (10^{-(\text{SNR}/20)})/2\pi f_{\text{analog}}$$

Consequently, if jitter were the only limitation to converter performance, sampling an IF signal of 70 MHz while maintaining a 75-dB SNR would require a maximum clock jitter limited to 400 fs.

How is clocking a data converter different from clocking other digital applications?

The level of jitter or phase noise that can be tolerated is actually lower in the case of high-speed data converters than it is for very high-speed communications systems. For example, Sonet/SDH specs permit clock jitter on the order of a few picoseconds. But for a data converter operating at 100 Msamples/s with analog input frequencies of 70 to 200 MHz, jitter must be less than 1 ps (Fig. 2).

ED Online 9660

**For more information,
please visit: www.analog.com/clocks**