Module 14 - Introduction to Microelectronics
Pages i,
1-1,
1-11,
1-21,
1-31,
1-41,
1-51,
2-1,
2-11,
3-1,
3-11,
3-21,
3-31,
3-41, Index
![Crystal furnace - RF Cafe](images/14111img26.gif)
Figure 1-9. - Crystal furnace.
The cylinder of semiconductor material that is grown is sliced into thicknesses of .010 to .020 inch in the
first step of preparation, as shown in figure 1-10. These wafers are ground and polished to remove any
irregularities and to provide the smoothest surface possible. Although both sides are polished, only the side that
will receive the components must have a perfect finish.
![Silicon crystal and wafers - RF Cafe](images/14111img28.gif)
Figure 1-10. - Silicon crystal and wafers.
Q17. What are the basic steps in manufacturing an IC? Q18. Computer-aided
layout is used to prepare devices. Q19.
What purpose do masks serve? Q20. What type of substrates are used for film and hybrid ICs?
Q21. Describe the preparation of a silicon substrate. FABRICATION of IC
DEVICES Fabrication of monolithic ICs is the most complex aspect of microelectronic devices we
will discuss. Therefore, in this introductory module, we will try to simplify this process as much as possible.
Even though the discussion is very basic, the intent is still to increase your appreciation of the progress in
microelectronics. You should, as a result of this discussion, come to realize that advances in manufacturing
techniques are so rapid that staying abreast of them is extremely difficult. Monolithic
Fabrication.
Two types of monolithic fabrication will be discussed. These are the DIFFUSION METHOD and the EPITAXIAL METHOD.
DIFFUSION METHOD. - The DIFFUSION process begins with the highly polished silicon wafer being
placed in an oven (figure 1-11). The oven contains a concentration impurity made up of impurity atoms which yield
the desired electrical characteristics. The concentration of impurity atoms is diffused into the wafer and is
controlled by controlling the temperature of the oven and the time that the silicon wafer is allowed to remain in
the oven. This is called DOPING. When the wafer has been uniformly doped, the fabrication of semiconductor devices
may begin. Several hundred circuits are produced simultaneously on the wafer.
![Wafers in a diffusion oven - RF Cafe](images/14111img2A.gif)
Figure 1-11. - Wafers in a diffusion oven.
The steps in the fabrication process described here, and illustrated in figure 1-12, would produce an NPN,
planar-diffused transistor. But, with slight variations, the technique may also be applied to the production of a
complete circuit, including diodes, resistors, and capacitors. The steps are performed in the following order:
![Planar-diffused transistor - RF Cafe](images/14111img2C.gif)
Figure 1-12. - Planar-diffused transistor.
1. An oxide coating is thermally grown over the n-type silicon starting material.
2. By means of the photolithographic process, a window is opened through the oxide layer. This
is done through the use of masks, as discussed earlier. 3. The base of the transistor is
formed by placing the wafer in a diffusion furnace containing a p- type impurity, such as boron. By controlling
the temperature of the oven and the length of time that the wafer is in the oven, you can control the amount of
boron diffused through the window (the boron will actually spread slightly beyond the window opening). a new oxide
layer is then allowed to form over the area exposed by the window. 4. a new window, using a different mask much smaller than the first, is opened through the new oxide layer.
5. An n-type impurity, such as phosphorous, is diffused through the new window to form the emitter portion
of the transistor. Again, the diffused material will spread slightly beyond the window opening. Still another
oxide layer is then allowed to form over the window. 6. By means of precision-masking techniques, very
small windows (about 0.005 inch in diameter) are opened in both the base and emitter regions of the transistor to
provide access for electrical currents. 7. Aluminum is then deposited in these windows and alloyed to
form the leads of the transistor or the IC.
(Note that the pn junctions are covered throughout the fabrication process by an oxide layer that prevents
contamination.)
EPITAXIAL METHOD. - The EPITAXIAL process involves depositing a very thin layer of
silicon to form a uniformly doped crystalline region (epitaxial layer) on the substrate. Components are produced
by diffusing appropriate materials into the epitaxial layer in the same way as the planar- diffusion method. When
planar-diffusion and epitaxial techniques are combined, the component characteristics are improved because of the
uniformity of doping in the epitaxial layer. a cross section of a typical planar-epitaxial transistor is shown in
figure 1-13. Note that the component parts do not penetrate the substrate as they did in the planar-diffused
transistor.
![Planar-epitaxial transistor - RF Cafe](images/14111img2E.gif)
Figure 1-13. - Planar-epitaxial transistor.
IsOLATION. - Because of the closeness of components in ICs, IsOLATION from each other becomes a
very important factor. Isolation is the prevention of unwanted interaction or leakage between components. This
leakage could cause improper operation of a circuit. Techniques are being developed to improve isolation.
The most prominent is the use of silicon oxide, which is an excellent insulator. Some manufacturers are
experimenting with single-crystal silicon grown on an insulating substrate. Other processes are also used which
are far too complex to go into here. With progress in isolation techniques, the reliability and efficiency of ICs
will increase rapidly.
Thin Film Thin film is the term used to describe a technique for depositing passive
circuit elements on an insulating substrate with coating to a thickness of 0.0001 centimeter. Many methods of
thin-film deposition exist, but two of the most widely used are VACUUM EVAPORATION and CATHODE SPUTTERING.
VACUUM EVAPORATION. - Vacuum evaporation is a method used to deposit many types of materials in a
highly evacuated chamber in which the material is heated by electricity, as shown in figure 1-14. The material is
radiated in straight lines in all directions from the source and is shadowed by any objects in its path.
![Vacuum evaporation oven - RF Cafe](images/14111img30.gif)
Figure 1-14. - Vacuum evaporation oven.
The wafers, with appropriate masks (figure 1-15), are placed above and at some distance from the material being
evaporated. When the process is completed, the vacuum is released and the masks are removed from the wafers. This
process leaves a thin, uniform film of the deposition material on all parts of the wafers exposed by the open
portions of the mask. This process is also used to deposit interconnections (leads) between components of an IC.
![Evaporation mask - RF Cafe](images/14111img32.gif)
Figure 1-15. - Evaporation mask.
The vacuum evaporation technique is most suitable for deposition of highly reactive materials, such as
aluminum, that are difficult to work with in air. The method is clean and allows a better contact between the
layer of deposited material and the surface upon which it has been deposited. In addition, because evaporation
beams travel in straight lines, very precise patterns may be produced. CATHODE-SPUTTERING. - a
typical cathode-sputtering system is illustrated in figure 1-16. This process is also performed in a vacuum. a
potential of 2 to 5 kilovolts is applied between the anode and cathode (source material). This produces a GLow
DIsCHARGE in the space between the electrodes. The rate at which atoms are SPUTTERED off the source material
depends on the number of ions that strike it and the number of atoms ejected for each ion bombardment. The ejected
atoms are deposited uniformly over all objects within the chamber. When the sputtering cycle is completed, the
vacuum in the chamber is released and the wafers are removed. The masks are then removed from the wafers, leaving
a deposit that forms the passive elements of the circuit, as shown in figure 1-17.
![Cathode-sputtering system - RF Cafe](images/14111img34.gif)
Figure 1-16. - Cathode-sputtering system.
![Cathode-sputtering mask - RF Cafe](images/14111img36.gif)
Figure 1-17. - Cathode-sputtering mask.
Finely polished glass, glazed ceramic, and oxidized silicon have been used as substrate materials for thin
films. a number of materials, including nichrome, a compound of silicon oxide and chromium cermets, tantalum, and
titanium, have been used for thin-film resistors. Nichrome is the most widely used. The process for
producing thin-film capacitors involves deposition of a bottom electrode, a dielectric, and finally a top
electrode. The most commonly used dielectric materials are silicon monoxide and silicon dioxide.
Thick Film
Thick films are produced by screening patterns of conducting and insulating materials on ceramic substrates. a
thick film is a film of material with a thickness that is at least 10 times greater than the mean free path of an
electron in that material, or approximately 0.001 centimeter. The technique is used to produce only passive
elements, such as resistors and capacitors. PROCEDURES. - One procedure used in fabricating
a thick film is to produce a series of stencils called SCREENS. The screens are placed on the substrate and
appropriate conducting or insulating materials are wiped across the screen. Once the conducting or insulating
material has been applied, the screens are removed and the formulations are fired at temperatures above 600
degrees Celsius. This process forms alloys that are permanently bonded to the insulating substrate. To a limited
extent, the characteristics of the film can be controlled by the firing temperature and length of firing time.
ResistorS. - Thick-film resistance values can be held to a tolerance of ±10 percent. Closer
tolerances are obtained by trimming each resistor after fabrication. Hundreds of different cermet formulations are used to produce a wide range of component parameters. For example, the material used for a 10-ohm-per-square
resistor is quite different from that used for a 100-kilohm-per-square resistor. Capacitors and
Resistor-Capacitor NetworkS. - Capacitors are formed by a sequence of screenings and firings. Capacitors in
this case consist of a bottom plate, intraconnections, a dielectric, and a top plate. For resistor-capacitor
networks, the next step would be to deposit the resistor material through the screen. The final step is screening
and firing of a glass enclosure to seal the unit.
Hybrid Microcircuit A hybrid microcircuit is one that is fabricated by
combining two or more circuit types, such as film and semiconductor circuits, or a combination of one or more
circuit types and discrete elements. The primary advantage of hybrid microcircuits is design flexibility; that is,
hybrid microcircuits can be designed to provide wide use in specialized applications, such as low-volume and
high-frequency circuits.
Several elements and circuits are available for hybrid applications. These include discrete components that are
electrically and mechanically compatible with ICs. Such components may be used to perform functions that are
supplementary to those of ICs. They can be handled, tested, and assembled with essentially the same technology and
tools. a hybrid IC showing an enlarged chip is shown in figure 1-18.
![Hybrid IC showing an enlarged chip - RF Cafe](images/14111img38.gif)
Figure 1-18. - Hybrid IC showing an enlarged chip.
Complete circuits are available in the form of UNCASED CHIPS (UNENCAPSULATED IC DICE). These chips are usually
identical to those sold as part of the manufacturer's regular production line. They must be properly packaged and
connected by the user if a high-quality final assembly is to be obtained. The circuits are usually sealed in a
package to protect them from mechanical and environmental stresses. One-mil (0.001-inch), gold-wire leads are
connected to the appropriate pins which are brought out of the package to allow external connections. Q22.
Name the two types of monolithic IC construction discussed.
Q23. How do the two types of monolithic IC construction differ? Q24.
What is isolation? Q25. What methods are used to deposit thin-film components on a substrate?
Q26. How are thick-film components produced? Q27. What is a hybrid IC?
Q28. What is the primary advantage of hybrid circuits? PACKAGING TECHNIQUES
Once the IC has been produced, it requires a housing that will protect it from damage. This damage could result
from moisture, dirt, heat, radiation, or other sources. The housing protects the device and aids in its handling
and connection into the system in which the IC is used. The three most common types of packages are the modified
Transistor-OUTLINE (TO) PACKAGE, the FLAT PACK, and the DUAL INLINE PACKAGE (DIP).
Transistor-Outline Package
Transistor-Outline Package. The transistor-outline (TO) package was developed from early experience with
transistors. It was a reliable package that only required increasing the number of leads to make it useful for
ICs. Leads normally number between 2 and 12, with 10 being the most common for IC applications. Figure 1-19 is an
exploded view of a TO-5 package. Once the IC has been attached to the header, bonding wires are used to attach the
IC to the leads. The cover provides the necessary protection for the device. Figure 1-20 is an enlarged photo of
an actual TO-5 with the cover removed. You can easily see that the handling of an IC without packaging would be
difficult for a technician.
![Exploded TO-5 - RF Cafe](images/14111img3A.gif)
Figure 1-19. - Exploded TO-5.
![TO-5 package - RF Cafe](images/14111img3C.gif)
Figure 1-20. - TO-5 package.
The modified TO-5 package (figure 1-21) can be either plugged into [view (A)] or embedded in [view (B)] a
board. The embedding method is preferred. Whether the package is plugged in or embedded, the interconnection area
of the package leads must have sufficient clearance on both sides of the board. The plug-in method does not
provide sufficient clearance between pads to route additional circuitry. When the packages are embedded,
sufficient space exists between the pads [because of the increased diameter of the interconnection pattern, shown
at the right in view (B)] for additional conductors.
- |
Matter, Energy,
and Direct Current |
- |
Alternating Current and Transformers |
- |
Circuit Protection, Control, and Measurement |
- |
Electrical Conductors, Wiring Techniques,
and Schematic Reading |
- |
Generators and Motors |
- |
Electronic Emission, Tubes, and Power Supplies |
- |
Solid-State Devices and Power Supplies |
- |
Amplifiers |
- |
Wave-Generation and Wave-Shaping Circuits |
- |
Wave Propagation, Transmission Lines, and
Antennas |
- |
Microwave Principles |
- |
Modulation Principles |
- |
Introduction to Number Systems and Logic Circuits |
- |
- Introduction to Microelectronics |
- |
Principles of Synchros, Servos, and Gyros |
- |
Introduction to Test Equipment |
- |
Radio-Frequency Communications Principles |
- |
Radar Principles |
- |
The Technician's Handbook, Master Glossary |
- |
Test Methods and Practices |
- |
Introduction to Digital Computers |
- |
Magnetic Recording |
- |
Introduction to Fiber Optics |
Note: Navy Electricity and Electronics Training
Series (NEETS) content is U.S. Navy property in the public domain. |
|